S/N 09/510,375

PATRECEIV

## PATENT AND TRADEMARK OFFICE

Applicant:

Brett L. Williams

Examiner: Hong Kim

SEP 27 2001

Serial No.:

09/510,375

Group Art Unit: 2185

Group 21001

Filed:

February 22, 2000

Docket: 303.164US3

Title:

SYSTEM SUPPORTING MULTIPLE MEMORY MODES INCLUDING A

BURST EXTENDED DATA OUT MODE

## SUPPLEMENTAL PRELIMINARY AMENDMENT

Commissioner for Patents Washington, D.C. 20231

When the above-identified application is taken up for consideration, please amend the application as follows:

## IN THE CLAIMS

Please add the following new claims 40-49:

2mp El

40.

(New) A system, comprising:

a bus for transferring information;

a memory, coupled to the bus, comprised of a memory device operable in a mode selected from the group consisting of burst extended data out mode and a second operation mode, wherein the memory has a first set of access control signals for operation in the burst extended data out mode and a second set of access control signals for operation in the second operation mode;

a programmable memory controller, coupled to the bus and to the memory, capable of providing the first set of adcess control signal timing requirements and the second set of access control signal timing requirements to the memory; and

a processor, coupled to the bus/and the memory controller, responsive to at least information from the memory to program the memory controller to provide a set of access control signals to the memory in accordance with the memory device mode, wherein the information from the memory includes data read from the memory device.

09/26/2001 JBALINAN 00000007 09510375

01 FC:102 02 FC:103 480.00 OP 72.00 OP